Design Verification Challenge #1 - Maximize FIFO Queues on a 4-CPU Cache Controller Design
The Problem
The tremendous advances in Integrated Circuit (IC) Design has brought us great products over the last decade. These advances in IC's have also increased the complexity of Design Verification significantly. Design Verification (DV), the process of verifying that an IC functions as intended, takes up more